Analysis of Statistical Fluctuations due to Line Edge Roughness in sub-0.1μm MOSFETs
نویسندگان
چکیده
We present a full-3D statistical analysis of line edge roughness (LER) in sub0.1 μm MOSFETs. The modelling approach for line edges and the parameters used in the analysis take into account the statistical nature of the roughness. The results indicate that intrinsic fluctuations in MOSFETs due to LER become comparable in size to random dopant effects and can seriously inhibit scaling below 50 nm.
منابع مشابه
Intrinsic Parameter Fluctuations in Decananometer MOSFETs Introduced by Gate Line Edge Roughness
In this paper, we use statistical three-dimensional (3-D) simulations to study the impact of the gate line edge roughness (LER) on the intrinsic parameters fluctuations in deep decananometer (sub 50 nm) gate MOSFETs. The line edge roughness is introduced using a Fourier synthesis technique based on the power spectrum of a Gaussian autocorrelation function. In carefully designed simulation exper...
متن کاملIntrinsic Parameter Fluctuations in Sub-10 nm generation UTB SOI MOSFETs
Ultra Thin Body (UTB) SOI are promising alternatives for extending the MOSFET scaling. However, intrinsic parameter fluctuations still remains as one of the major challenges for the ultimate scaling and integration of UTB SOI MOSFETs. In this paper, using 3D statistical numerical simulations we investigate the impact of random discrete dopants, body thickness variations and line edge roughness ...
متن کاملIntrinsic parameter fluctuations in conventional MOSFETs until the end of the ITRS: A statistical simulation study
Variability in device characteristics will affect the scaling and integration of next generation nano-CMOS transistors. Intrinsic parameter fluctuations introduced by random discrete dopants, line edge roughness and oxide thickness fluctuations are among the most important sources of variability. In this paper the variability introduced by the above sources is studied in a set of well scaled MO...
متن کاملA 3-D Atomistic Study of Archetypal Double Gate MOSFET Structures
The double gate MOSFET architecture has been proposed as a possible solution to allow the scaling of MOSFETs to the sub-30 nm regime, particularly due to its inherent resistance to short-channel effects. The use of lightly doped, or even undoped, channels means that such devices should be inherently resistant to random dopant induced fluctuations which will be one of the major obstacles to MOSF...
متن کاملFull 3D Statistical Simulation of Line Edge Roughness in sub-100nm MOSFETs
Line Edge Roughness (LER), caused by tolerances inherent to materials and tools used in lithography processes, is not a new phenomenon. Yet, the imperfections caused by LER have caused little worry over the years since the critical dimensions of MOSFETs were almost two orders of magnitude larger than the roughness. However, as the aggressive scaling of Si-MOSFETs continues to the sub-100 nm reg...
متن کامل